HCS12 T-Board

Hardware Version 1.00

User Manual

June 9 2008

Copyright (C)2002-2008 by ELMICRO Computer GmbH & Co. KG Hohe Str. 9-13 D-04107 Leipzig, Germany

Tel.: +49-(0)341-9104810 Fax: +49-(0)341-9104818 Email: support@elmicro.com

Web: http://elmicro.com

This manual and the product described herein were designed carefully by the manufacturer. We have made every effort to avoid mistakes but we cannot guarantee that it is 100% free of errors.

The manufacturer's entire liability and your exclusive remedy shall be, at the manufacturer's option, return of the price paid or repair or replacement of the product. The manufacturer disclaims all other warranties, either expressed or implied, including but not limited to implied warranties of merchantability and fitness for a particular purpose, with respect to the product including accompanying written material, hardware, and firmware.

In no event shall the manufacturer or its supplier be liable for any damages whatsoever (including, without limitation, damages for loss of business profits, business interruption, loss of business information, or other pecuniary loss) arising out of the use of or inability to use the product, even if the manufacturer has been advised of the possibility of such damages. The product is not designed, intended or authorized for use in applications in which the failure of the product could create a situation where personal injury or death may occur. Should you use the product for any such unintended or unauthorized application, you shall indemnify and hold the manufacturer and its suppliers harmless against all claims, even if such claim alleges that the manufacturer was negligent regarding the design or implementation of the product.

Product features and prices may change without notice.

All trademarks are property of their respective holders.

Contents

| 1. Overview |
|--------------------------------|
| Technical Data |
| Package Contents |
| 2. Quick Start |
| 3. Parts Location Diagram |
| 4. Jumpers and Solder Bridges |
| Jumpers |
| Solder Bridges |
| 5. Mechanical Dimensions 1 |
| 6. Circuit Description 1 |
| Schematic Diagram 1 |
| Controller Core, Power Supply |
| Reset Generation |
| Clock Generation and PLL 1 |
| Operating Modes, BDM Support 1 |
| Integrated A/D-Converter 1 |
| Integrated EEPROM 1 |
| Indicator-LEDs |
| Buzzer 2 |
| Input Devices |
| RS232 Interface |
| IF-Module Connection |
| SPI Ports 2 |
| IIC-Bus 2 |
| CAN Interface |

HCS12 T-Board

| 7. Application Hints | 29 |
|-----------------------------------|----|
| Behaviour after Reset | 29 |
| Startup Code | 29 |
| Additional Information on the Web | 29 |
| 8. TwinPEEKs Monitor | 30 |
| Serial Communication | 30 |
| Autostart Function | 30 |
| Write Access to Flash and EEPROM | 30 |
| Redirected Interrupt Vectors | 31 |
| Usage | 33 |
| Monitor Commands | 33 |
| 9. Memory Map | 37 |

1. Overview

The HCS12 T-Board is an universal evaluation and training board for Motorola's advanced HCS12 16-bit microcontroller family. It provides a low-cost development platform and helps reducing development time and cost. It is a versatile tool for rapid prototyping and educational purposes.

The HCS12 T-Board is equipped with a MC9S12DP512 microcontroller unit (MCU). It contains a 16-bit HCS12 CPU, 512KB of Flash memory, 14KB RAM, 4KB EEPROM and a large amount of peripheral function blocks, such as SCI, SPI, CAN, IIC, Timer, PWM, ADC and General-Purpuse-I/Os. The MC9S12DP512 has full 16-bit data paths throughout. An integrated PLL-circuit allows adjusting performance vs. current consumption according to the needs of the user application.

In addition to the on-chip controller functions, the HCS12 T-Board module provides a number of useful peripheral components, such as RS232 and CAN transceivers, indicator elements (optical/acoustical), input devices (DIP switch, potentiometer) and a voltage regulator.

The HCS12 T-Board brings out all MCU signals to header connectors located around the controller chip. These connectors are arranged in the same way as on Motorola's "Barracuda"-EVB.


For HCS12 microcontrollers, a wide range of software tools (Monitors, C-Compilers, BDM-Debuggers) is available to accelerate the development process.

Technical Data

- MCU MC9S12DP512 with LQFP112 package (SMD)
- HCS12 16-bit CPU, uses same programming model and command set as the HC12
- 16 MHz crystal clock, up to 25 MHz bus clock using PLL
- Memory: 512KB Flash, 4KB EEPROM, 14KB RAM
- 2x SCI asynch. serial interface (e.g. RS232, LIN)
- 3x SPI synch. serial interface
- 1x IIC Inter-IC-Bus
- 5x msCAN-Module (CAN 2.0A/B-compatible), one channel equipped with on-board high-speed physical interface driver
- 8x 16-Bit Timer (Input Capture/Output Compare)
- 8x PWM (Pulse Width Modulator)
- 16-channel 10-bit A/D-Converter
- BDM Background Debug Mode Interface, std 6-pin connector
- Special LVI-circuit (reset controller)
- Serial interface with RS232 transceiver (for PC connection)
- Second serial port for IF-Modules (RS232, RS485, LIN...)
- 8x Indicator-LED, one Bi-color LED (adjustable via PWM)
- Sound transducer (buzzer)
- Reset Button
- 8x DIP switch, two push button switches
- analog input potentiometer
- up to 85 free general-purpose I/Os
- all MCU signals brought out on four header connectors around the MCU, arrangement compatible with Motorola EVB
- Connector for wall plug power supply (not included)
- On-board voltage regulator generates 5V operating voltage, current consumption 50 mA typ. (plus LEDs etc.)
- Mech. Dimensions: 80mm x 95mm

Package Contents

- Evaluation Board with MC9S12DP512
- TwinPEEKs Monitor (in the MCU's Flash Memory)
- RS232 cable (Sub-D9)
- User Manual (this document)
- Schematic Diagrams
- CD-ROM: contains assembler software, data sheets, CPU12 Reference Manual, code examples, C-compiler (evaluation version), etc.



HCS12 T-Board V1.00

2. Quick Start


As no one likes to read lengthy manuals, we will summarize the most important things in the following section. If you need any additional information, please refer to the more detailed sections of this manual.

Here is how you can start:


- Please check the board for any damages due to transportation
- Connect the Evaluation Board via RS232 to a PC. The connection between HCS12 T-Board (interface SCI0, connector X2) and PC is simply made using the flat ribbon cable which is in the box.
- On the PC, start a Terminal Program. An easy to use Terminal Program is OC-Console, which is available at no charge from our Website!
- Select a baudrate of 19200 Bd. Disable all hardware or software protocols.
- **Caution**: make sure that jumper JP1 is in position 1-2! (this is the factory default setting)
- Connect a power supply to X1, delivering approx. 7.5VDC (6..9VDC, center pin positive)
- Please note: wall plug power supplies are usually not stabilized and they provide a voltage that is higher than the nominal (full load) voltage. Therefore, in order to get "real" 7.5VDC, using a 6VDC-rated source is sufficient in most cases. The higher the input voltage, the more heat will be produced by IC3.
- Once powered up, the Monitor program will start, displaying a welcome message and awaiting your commands.

We hope you will enjoy working with the HCS12 T-Board!

3. Parts Location Diagram



Place Plan - Component Side



Solder Bridges on the solder side of the PCB

4. Jumpers and Solder Bridges

Jumpers

Please locate jumper positions using the above parts location diagram.

JP1: PWR 1-2* Voltage regulator IC3 delivers 5V, input voltage to apply at connector X1: 6..9V DC 2-3 Voltage regulator IC3 is bypassed, input voltage to apply at connector X1: 5V DC (must be stabilized!)

Solder Bridges

BR1: VRH

BR3: XOSC

On the solder side of the module, the following solder bridges can be found:

| open closed* | external supply of VRH required VRH connected to VDDA (VCC) on-board |
|-------------------|--|
| BR2: XCLKS | |
| open* | Quarz crystal Q1 and internal Colpitts oscillator deliver system clock |
| closed | disable Colpitts oscillator and enable external clock source driving EXTAL pin |

| open* | Quarz crystal Q1 and internal Colpitts oscillator |
|--------|--|
| | deliver system clock |
| closed | Oszillator IC6 (optional) delivers external clock to |
| | EXTAL |

^{* =} Factory Default Setting

BR4: TX1E

open* Port pin TXD1 (PS3) freely available

closed TXD1 connected to RS232 Transceiver IC4

BR5: RX1E

open* Port pin RXD1 (PS2) freely available

closed RXD1 connected to RS232 Transceiver IC4

^{* =} Factory Default Setting

5. Mechanical Dimensions

The following table summarizes the mechanical dimensions of the HCS12 T-Board. The values provide a basis for the design of carrier boards etc. Please note: Always check all mechanical dimensions using the real hardware module!

The reference point (0,0) is located at the "south/west" corner of the PCB. The PCB is orientated vertically, as shown in the Parts Location Diagram (see above).

All data for holes/drills (B) refer to the center of the hole/drill, connectors (H) are referenced by pin 1.

| | X Inch | Y Inch |
|-----|-----------|-----------|
| H1 | 0,650 | 2,450 |
| H2 | 0,950 | 0,550 |
| H3 | 2,550 | 1,150 |
| H4 | 2,250 | 2,750 |
| B1 | 0,150 | 0,150 |
| B2 | 3,050 | 0,150 |
| B3 | 3,050 | 3,650 |
| B4 | 0,150 | 3,650 |
| PCB | 3,200 | 3,800 |

6. Circuit Description

Schematic Diagram

To ensure best visibility of all details, the schematic diagram of the HCS12 T-Board is provided as a separate document.

Controller Core, Power Supply

The nominal operating voltage of the MC9S12Dxx is 5V. This MCU (IC1) has three supply pin pairs: VDDR/VSSR, VDDX/VSSX and VDDA/VSSA. Internally, the MCU uses a core voltage of only 2.5V. The necessary voltage regulator is already included in the chip, as well as 5V I/O-buffers for all general-purpose input/output pins. Therefore, the MCU behaves like a 5V device from an external point of view. There is just one exception: the signals for oscillator and PLL are based on the core voltage und must not be driven by 5V levels. High level on the pin VREGEN is needed to enable the internal voltage regulator.

The three terminal pairs mentioned above must be decoupled carefully. A ceramic capacitor of at least 100nF should be connected directly at each pair (C17, C18, C13). It is recommended to add a $10\mu F$ (electrolytic or tantalum) capacitor per node, especially if some MCU port pins are loaded heavily (C15, C16, C14). Special care must be taken with VDDA, since this is the reference point (VDDA/2) for the internal voltage regulator.

The internal core voltage appears at pin pairs VDD1/VSS1, VDD2/VSS2 and VDDPLL/VSSPLL, which have to be decoupled as well (C10, C11, C5). A static current draw from these terminals is not allowed. This is partucularly true for VDDPLL, which serves as the reference point for the external PLL loop filter (R3, C3, C4).

There are two MCU pins (VRH/VRL) to define the upper and lower voltage limits for the internal analog to digital (ATD) converter. While VRL is grounded, VRH is connected to VDDA via solder bridge BR1. C12 is used for decoupling. VRH can be supplied externally after opening solder bridge BR1. This can be useful if the main supply is not

in the desired tolerance band or if the ATD should work with a reference value lower than 5V. VRH must not exceed VDDA, regardless of the selected supply mode.

The TEST pin is used for factory testing only, in an application circuit this pin always has to be grounded.

Reset Generation

/RESET is the MCU's active low bidirectional reset pin. As an input it initializes the MCU asynchronously to a known start-up state. As an open-drain output it indicates that a system reset (internal to MCU) has been triggered. The HCS12 MCUs already contain on-chip reset generation circuitry including power-on reset, COP watchdog timer and clock monitor. It is, however, necessary to add an external Low Voltage Inhibit (LVI) circuit, also referred to as "reset controller". The task of this reset controller is to issue a stable reset condition if the power supply falls below the level required for proper MCU operation.

To prevent collisions with the bidirectional /RESET pin of the MCU, the LVI circuit IC2 has an open-drain output. In the inactive state it is pulled-up high by the resistor R6. The detector treshold of IC2 is typically 4.6V, which is slightly higher than the required minimum MCU operating voltage of 4.5V.

Furthermore, IC2 is capable of stretching the reset output to filter out short pulses on the power supply effectively. The duration of that delay can be selected using the capacitor C19. A value of 100nF results in a delay of approx. 50..80ms.

It is important to note, that this delay will only be applied during a power cycle event. IC2 will not stretch pulses coming from the MCU's internal reset sources. This is essentially important, since otherwise the MCU would not be able to detect the source of a reset. This would finally lead to a wrong reset vector fetch and could result in a system software crash. Please be aware, that also a capacitor on the reset line would cause the same fatal effect, therefore external circuitry connected to the /RESET pin of a HC12/HCS12 MCU should never include a large capacitance!

Clock Generation and PLL

The on-chip oscillator of the MC9S12Dxx can generate the primary clock (OSCCLK) using a quartz crystal (Q1) connected between the EXTAL and XTAL pins. The allowed frequency range is 0.5 to 16MHz. As usual, two load capacitors are part of the oscillator circuit (C1, C2). However, this circuit is modified compared to the standard Pierce oscillator that was used for the HC11 or most HC12 derivatives.

The MC9S12Dxx uses a Colpitts oscillator with translated ground scheme. The main advantage is a very low current consumption, though the component selection is more critical. The HCS12 T-Board circuit uses a 16MHz automotive quartz from NDK together with two load capacitors of only 3.9pF. Furthermore, special care was taken for the PCB design to introduce as little stray capacitance as possible in respect to XTAL and EXTAL.

With an OSCCLK of 16MHz, the internal bus speed (ECLK) becomes 8MHz by default. To realize higher bus clock rates, the PLL has to be engaged. The MC9S12Dxx can be operated with a bus speed of up to 25MHz, though most designs use 24MHz because this value is a better basis to generate a wide range of SCI baud rates.

A passive external loop filter must be placed on the XFC pin. The filter (R3, C3, C4) is a second-order, low-pass filter to eliminate the VCO input ripple. The value of the external filter network and the reference frequency determines the speed of the corrections and the stability of the PLL. If PLL usage is not required, the XFC pin must be tied to VDDPLL.

The choice of filter component values is always a compromise over lock time and stability of the loop. 5 to 10kHz loop bandwidth and a damping factor of 0.9 are a good starting point for the calculations. With a quartz frequency of 16MHz and a desired bus clock of 24MHz, a possible choice is R3 = 4.7k and C3 = 22nF. C4 should be approximately (1/20..1/10) x C3, e.g. 2.2nF in our case. These values are suitable for a reference frequency of 1MHz (Note: to be defined in example file S12_CRG.H). The according reference divider register value is REFDV=15 and the synthesizer register setting becomes

SYNR=23. Please refer to the chapter "XFC Component Selection" in the MC9S12DP256B Device User Guide for detailed description of how to calculate values for other system configurations.

The following source listing shows the steps required to initialize the PLL:

An alternative, external clock source can be used for the MC9S12Dxx if the internal oscillator and PLL are disabled by applying a low level to the /XCLKS pin during reset. Since this option is not used by default on the HCS12 T-Board Controller Module, /XCLKS must be tied to high level, which is realized by a MCU-internal pull-up resistor. Please note, that other HCS12 derivatives may have different features associated with the /XCLKS pin.

Operating Modes, BDM Support

Three pins of the HCS12 are used to select the MCU operating mode: MODA, MODB and BKGD (=MODC). While MODA and MODB are pulled low (R4, R5) to select Single Chip Mode, BKGD is pulled high (R7) by default. As a consequence, the MCU will start in Normal Single Chip Mode, which is the most common operating mode for application code running on the HCS12.

The HCS12 operating mode used for download and debugging is called Background Debug Mode (BDM). BDM is active immediately out of reset if the mode pins MODA/MODB/BKGD are configured for Special Single Chip Mode. This is done by pulling the BKGD pin low during reset, while MODA and MODB are pulled-down as well.

Because only the BKGD level is different for the two modes, it is quite easy to change over. However, there is no need to switch the BKGD line manually via a jumper or solder bridge because this can be done by a BDM-Pod (such as ComPOD12) attached to connector X6A. A BDM-Pod is required for BDM-based download and/or debugging anyway, so it can handle this task automatically, usually controlled by a PC-based debugging program.

The 6-pin header X6A uses the suggested standard BDM12 connector layout. Connector X6B carries additional MCU signals, which are normally not needed for BDM12 debugging. Some debuggers, however, provide additional features, which rely on the presence of these supplemental signals.

Integrated A/D-Converter

The MC9S12Dxx contains two 10-bit Analog-to-Digital Converter modules. Each module (ATD0, ATD1) provides eight multiplexed input channels.

VRH is the upper reference voltage for all A/D-channels. On the HCS12 T-Board, VRH is connected to VDDA (5V) through solder bridge BR1. After opening BR1, it is possible to use an external reference voltage.

The following example program shows the initialization sequence for the A/D-converter module ATD0 and a single-channel conversion routine. The source file S12_ATD.C also contains some additional functions for the integrated ATD module.

```
// File: S12_ATD.C - V1.00
//=======
//-- Includes ------
#include "datatypes.h"
#include <mc9s12dp512.h>
#include "s12_atd.h"
//-- Code -----
// Func: Initialize ATD module
// Args: -
// Retn: -
void initATD0(void) {
   // enable ATD module
   ATD0CTL2 = BM_ADPU;
   // 10 bit resolution, clock divider=12 (allows ECLK=6..24MHz)
// 2nd sample time = 2 ATD clocks
ATDOCTL4 = BM_PRS2 | BM_PRS0;
//-----
// Func: Perform single channel ATD conversion
// Args: channel = 0..7
// Retn: unsigned, left justified 10 bit result
UINT16 getATD0(UINT8 channel) {
   // select one conversion per sequence
   ATD0CTL3 = BM_S1C;
   // right justified unsigned data mode
   // perform single sequence, one out of 8 channels ATDOCTL5 = BM_DJM | (channel & 0x07);
   // wait until Sequence Complete Flag set
   // CAUTION: no loop time limit implemented!
   while((ATDOSTATO & BM_SCF) == 0);
   // read result register
   return ATD0DR0;
```

Integrated EEPROM

The internal EEPROM module of the MC9S12DP512 contains 4KB of memory. It consists of 1024 sectors with 4 bytes (32 bits) per sector. For erasure, any single sector can be selected. Programming is done by words (2 bytes). Read accesses can be made to any word or byte.

After reset, the EEPROM module of the MC9S12DP512 is mapped to address 0x0000. In the lower 1KB area (0x0000..0x03FF), control registers take precedence over EEPROM. In order to use the full EEPROM space, the EEPROM module can be relocated (see INITEE control register).

In the following example, the EEPROM module is left at it's default position. The initialization sequence just takes care for setting up the EEPROM Clock Divider according to the quartz crystal frequency. The write function wrSectEETS() copies two words (4 bytes) from source address src to EEPROM address dest. dest must be identical to an EEPROM sector border (aligned 32 bit value). If the sector is not erased (erased state = 0xFFFFFFFF), the routine will perform a sector erase before writing to the sector.

Please note, that the visibility of the EEPROM also depends on the location of the RAM block. Please refer to section Memory Map for details about the default configuration established by the monitor software.

The access functions readItemEETS() and writeItemEETS() provide a more abstract way to deal with EEPROM contents. Instead of using certain addresses, which must be part of the EEPROM address range, these routines use abstract "item numbers", with each item consisting of a variable amount of data (1 to 4 bytes).

```
//-----
// File: S12 EETS.C - V1.00
//-- Includes -----
#include "datatypes.h"
#include <mc9s12dp512.h>
#include "s12_eets.h"
//-- Code -----
void initEETS(void) {
   ECLKDIV = EETS_ECLKDIV; // set EEPROM Clock Divider Register
INT8 wrSectEETS(UINT16 *dest, UINT16 *src) {
   // check addr: must be aligned 32 bit
   if((UINT16)dest & 0x0003) return -1;
   // check if ECLKDIV was written
   if((ECLKDIV & BM_EDIVLD) == 0) return -2;
   // make sure error flags are reset
ESTAT = BM_PVIOL | BM_ACCERR;
   // check if command buffer is ready
   if((ESTAT & BM_CBEIF) == 0) return -3;
   // check if sector is erased
   if((*dest != 0xffff) || (*(dest+1) != 0xffff)) {
      // no, go erase sector
      *dest = *src;
      ECMD = EETS_CMD_SERASE;
      ESTAT = BM_CBEIF;
      if(ESTAT & (BM_PVIOL | BM_ACCERR)) return -4;
      while((ESTAT & BM CBEIF) == 0);
   // program 1st word
   *dest = *src;
   ECMD = EETS_CMD_PROGRAM;
   ESTAT = BM_CBEIF;
   if(ESTAT & (BM_PVIOL | BM_ACCERR)) return -5;
   while((ESTAT & BM_CBEIF) == 0);
   // program 2nd word
   *(dest+1) = *(src+1);
   ECMD = EETS_CMD_PROGRAM;
   ESTAT = BM_CBEIF;
   if(ESTAT & (BM_PVIOL | BM_ACCERR)) return -6;
   while((ESTAT & BM_CCIF) == 0);
   return 0;
//-----
INT8 writeItemEETS(UINT16 item_no, void *item) {
   if(item_no >= EETS_MAX_SECTOR) return -7;
   item_no = EETS_START + (item_no << 2);</pre>
   return wrSectEETS((UINT16 *)item_no, (UINT16 *)item);
//-----
INT8 readItemEETS(UINT16 item_no, void *item) {
   if(item_no >= EETS_MAX_SECTOR) return -7;
   item_no = EETS_START + (item_no << 2);
*((UINT16 *)item) = *((UINT16 *)item_no);</pre>
   *(((UINT16 *)item)+1) = *(((UINT16 *)item_no)+1);
   return 0;
//-----
```

Indicator-LEDs

The LED bar D4 consists of ten single LEDs. The MCU controls eight of them by port pins PB[0..7]. LED number 9 can be activated by connecting test point TP1 with ground (thus, providing a simple logic level tester). The remaining LED is always on if power supply is present.

If Port B is needed for another purpose (e.g. as part of the bus interface), LED bar D4 kann easily be removed from it's socket.

To control the LED bar, some simple macros can be used, as shown in the following C header file:

D3 contains two additional LEDs. They can be switched on or off via ports PP0 and PP1. By using the PWM function available on these port pins, the color of the two single LED units installed in D3 (red and green) can be mixed.

Buzzer

The sound transducer (buzzer) SP1 is controlled by the MCU's port pin PT2.

PT2 is internally connected to one of the eight timer channels of the MCU. Frequency generation is realized using the Output-Compare function of the timer system.

The following example demonstrates, how Output-Compare interrupts can be used to generate oscillations in the audible range:

```
// File: ACPRD_FREQOUT.C - V1.00
//-- Includes ------
#include "datatypes.h"
#include "mc9s12dp512.h"
#include "s12_ect.h"
#include "s12_crg.h"
#include "s2_crg.h"
                           // contains S12_ECLK value
//-- Static Vars ------
UINT16 fregout tticks;
//-- Code ------
void initFreqOut(void) {
  // make sure timer is enabled
  TSCR1 |= BM_TEN;
  // prescaler = 2**4 = 16
  TSCR2 = 0x04;
   // select Output Compare function for channel 2
  TIOS |= BM_2;
DDRT |= BM 2;
  // enable Interrupt for channel 2
  TIE |= BM_2;
  // timer disconnected from PT2 pin
  TCTL2 &= ~(BM_OM2 | BM_OL2);
//-----
// period is in µs
void setFregOut(UINT16 period) {
  UINT16 tticks;
  tticks = period * (S12_ECLK / 2000000L);
tticks /= TIMER_TCNT_PRE;
  if(period == 0) {
     // disconnect PT2 pin
     TCTL2 &= ~(BM_OM2 | BM_OL2);
  TCTL2 |= BM_OL2;
  freqout_tticks = tticks;
// OC2 toggles buzzer
#ifdef METROWERKS_C
interrupt
#endif
#ifdef IMAGECRAFT_C
#pragma interrupt_handler isrOC2
#endif
void isrOC2(void) {
  TC2 += freqout_tticks;
  TFLG1 = BM_2;
                           // clear Intr flag
//-----
```

Input Devices

Two push button switches are connected to port T of the MCU. PT0 detects the state of S2, PT1 reads S3. Port T inputs can generate an interrupt.

The DIP switch SW1 contains eight independent switches. They are connected to Port H. If this port is required for other tasks, the DIP switch can be removed from the socket (or simply set all switches to OFF position).

Potentiometer RT1 can be used to select an voltage between GND and VCC as an input for PAD02, which is one of the 16 A/D-Converter inputs of the MC9S12Dxx. For A/D-Converter operation, please refer to the ATD description above.

RS232 Interface

The MC9S12Dxx MCUs provide two asynchronous serial interfaces (SCI0, SCI1). Each interface has one receive line and one transmit line (RXDx, TXDx). Handshake lines are not provided by the SCI module, though they can be added by using general purpose I/O port lines if required.

On the HCS12 T-Board, SCI0 serves as the primary RS232 interface. IC4 is an industry standard RS232 line transceiver circuit. In addition to the receive and transmit lines of SCI0 (RXD0, TXD0), the port pins PS2 (=RXD1) and PS3 (=TXD1) can be used as hardware handshake lines (provided that SCI1 is not used in the application). To activate the handshake feature, the solder bridges BR4 and BR5 have to be closed

To connect the HCS12 T-Board to a PC, a 10-wire flat ribbon cable can be used. The cable must have a 10-pin female header connector at the HCS12 T-Board side (X2) and a female Sub-D9 connector at the PC side.

The following code example shows how to use SCI0 in polling mode.

IF-Module Connection

On the HCS12 T-Board, SCI1 serves as a second, universal (TTL level) serial interface. It is possible to connect an IF-Module at X3 in order to provide an external physical interface for SCI1.

IF-Modules are serial interface modules, having a standardized connector definition. They are available for different physical interface types, such as RS232, RS485, current-loop or LIN. IF-Modules can be connected to X3 using a 10-wire flat ribbon cable.

The I/O signals PM6, PM7 and PH0 are associated to SCI1 as handshake lines on the HCS12 T-Board. If no IF-Module is connected, these signals (including RXD1 and TXD1) can be used as general-purpose I/Os. They are accessible at connector X4 and X2, respectively.

SPI Ports

The MC9S12DP512 provides three independent SPI-Ports. The first SPI port is designated SPI0 and consists of four individual signals: MISO, MOSI, SCK and /SS (MCU port pins PS4 to PS7). These signals are not used on-bord the HCS12 T-Board, though they can be accessed through the header ring.

The following listing demonstrates some basic functions (initialization, 8-bit data transfer) for the SPI-Port SPI0:

```
// File: S12 SPI.C - V1.02
//-- Includes ------
#include "datatypes.h"
#include <mc9s12dp512.h>
#include "s12_spi.h"
void initSPIO(UINT8 bauddiv, UINT8 cpol, UINT8 cpha) {
   // set SS,SCK,MOSI lines to Output
// DDRM |= 0x38;
DDRS |= 0xe0;
                                  // for HCS12C-Series
                                  // for HCS12D-Series
                                  // set SPI Rate
   SPIORR = bauddiv:
   // enable SPI, Master Mode, select clock polarity/phase
   SPIOCR1 = BM_SPE | BM_MSTR | (cpol ? BM_CPOL : 0) | (cpha ? BM_CPHA : 0);
   SPIOCR2 = 0;
                                  // as default
//-----
UINT8 xferSPI0(UINT8 abyte) {
   while((SPIOSR & BM_SPTEF) == 0) ; // wait until transmitter available
   SPIODR = abyte; // start transfer while((SPIOSR & BM_SPIF) == 0); // wait until transfer finished return(SPIODR);
   return(SPIODR);
                                  // read back data received
```

IIC-Bus

The port pins PJ6 and PJ7 grant access to the Inter-IC-Bus module (IIC/I2C/I²C) of the MC9S12Dxx. Since the IIC-Bus is implemented as a hardware module, an IIC software emulation is obsolete.

For the two IIC-Bus signals (SDA, SCL), pull-up resistors are required. They must be provided externally.

The following listing shows a simplified Master Mode implementation (interrupts not used):

```
//-----
// File: S12 IIC.C - V1.00
// Func: Simplified I2C (Inter-IC Bus) Master Mode implementation
       using the IIC hardware module of the HCS12
// Rem.: For a real-world implementation, an interrupt-driven scheme should
       be preferred. See AppNote AN2318 and accompanying software!
// Hard: External pull-ups on SDA and SCL required!
      Value should be 1k..5k depending on cap. bus load
// Note: Adjust IBFD value if ECLK is not 8MHz!
//======
//-- Includes ------
#include "datatypes.h"
#include <mc9s12d64.h>
#include "s12_iic.h"
//-- Code -----
// Func: Initialize IIC module
// Args: ·
// Retn: -
//
void initIIC(void) {
   IBFD = 0x18;
                                  // 100kHz IIC clock at 8MHz ECLK
                                  // 100kHz IIC clock at 24MHz ECLK
// enable IIC module, still slave
// IBFD = 0x1f;
   IBCR = BM_IBEN;
   IBSR = BM_IBIF | BM_IBAL;
                                  // clear pending flags (just in case...)
// Func: Issue IIC Start Condition
// Args: -
// Retn: -
void startIIC(void) {
   ; // CAUTION! no loop time limit implemented; IBCR = BM_IBEN | BM_MSSL | BM_TXRX; // transmit mode, master (issue START cond.) while((IBSR & BM_IBB) == 0) // wait for busy state; // CAUTION! no loop time limit implemented
```

```
// Func: Issue IIC Restart Condition
// Args: -
// Retn: -
11
void restartIIC(void) {
                                      // issue RESTART condition
   IBCR |= BM RSTA;
// Func: Issue IIC Stop Condition
// Args: -
// Retn: -
void stopIIC(void) {
   IBCR = BM IBEN;
                                      // back to slave mode (issue STOP cond.)
   }
// Func: Transmit byte via IIC
// Args: bval: data byte to transmit
// Retn: if stat == 0 then IIC_ACK else IIC_NOACK
UINT8 sendIIC(UINT8 bval) {
   HINTS stat;
// IBCR = BM_IBEN | BM_MSSL | BM_TXRX; // still transmit mode, still master
   IBDR = bval; // transmit byte while((IBSR & BM_IBIF) == 0) // wait for transfer done
                                      // CAUTION! no loop time limit implemented
// mask ACK status (0==ACK)
// clear IB Intr Flag
       ;
   stat = IBSR & BM_RXAK;
   IBSR = BM IBIF;
   return stat;
//-----
// Func: Receive byte from IIC
// Args: ack = IIC_ACK / IIC_NOACK
// Retn: byte received
UINT8 receiveIIC(UINT8 ack) {
   UINT8 bval;
   IBCR = BM IBEN | BM MSSL;
                                       // receive mode (still master)
   if(ack != IIC_ACK) IBCR |= BM_TXAK; // set TXAK to respond with NOACK
                                       // dummy read initiates transfer
// wait for transfer done
   bval = IBDR;
   while((IBSR & BM_IBIF) == 0)
                                       // CAUTION! no loop time limit implemented
    IBSR = BM_IBIF;
                                       // clear IB Intr Flag
   IBCR = BM_IBEN | BM_MSSL | BM_TXRX; // back to transmit mode, still master
   bval = TBDR;
                                       // get received byte
   return bval;
//-----
```

The IIC-Bus signals are accessible at X5.

CAN Interface

The MC9S12DP512 contains five independent CAN-Modules, designated as CAN0 to CAN4.

CAN0 is accessed over port pins PM0 and PM1. IC5 serves as a CAN physical bus interface. It is a high-speed interface chip commonly used in industry applications. R18 determines the slope control setting. R19 is a termination resistor, required if the HCS12 T-Board is the last node in a CAN bus chain. Close the connection between pins 1 and 2 of X4 in this case, otherwise keep it open.

For CAN1 to CAN4, there is no physical driver provided on the HCS12 T-Board. It can be added externally through port pins.

Please note, that in case of CAN4 (using PJ6 and PJ7 by default) a conflict with the IIC-Bus module will occur, since both functions share the same two pins. If IIC and CAN4 have to be used at the same time, CAN4 can be re-routed to port pins PM4/5 or PM6/7 by setting the re-routing control register MODRR accordingly.

The following listing shows some basic CAN bus communication functions:

```
//-----
// File: S12 CAN.C - V1.01
//-----
//-- Includes ------
#include "datatypes.h"
#include <mc9s12d64.h>
#include "s12_can.h"
//-- Variables ------
//-- Code ------
// Func: initialize CAN
// Args: -
// Retn: -
void initCAN0(UINT16 idar, UINT16 idmr) {
  CANOCTLO = BM_INITRO;
  CANOCTLO = BM_INITRQ; // request Init Mode while((CANOCTL1 & BM_INITAK) == 0) ;// wait until Init Mode is established
   // set CAN enable bit, deactivate listen-only mode and
   // use Oscillator Clock (16MHz) as clock source
  CANOCTL1 = BM_CANE;
   // set up timing parameters for 125kbps bus speed and sample
  // point at 87.5% (complying with CANopen recommendations):
```

```
// fOSC = 16MHz; prescaler = 8 -> 1tq = (16MHz / 8)^-1 = 0.5\mus
         // tBIT = tSYNCSEG + tSEG1 + tSEG2 = 1tq + 13tq + 2tq = 16tq = 8µs
          // fBUS = tBIT^-1 = 125kbps
        CANOBTRO = 0 \times 07; // sync jump width = 1 \text{tq}, br prescaler = 8 CANOBTR1 = 0 \times 10^{\circ}; // one sample point, 1 \times 10^{\circ} t SEG1 = 1 \times 10^{\circ} 
          // we are going to use four 16-bit acceptance filters:
         CANOTDAC = 0 \times 10;
         // set up acceptance filter and mask register #1:
         // 7 6 5 4 3 2 1 0 7 6 5 4 3 2 1 0
// ID10 ID9 ID8 ID7 ID6 ID5 ID4 ID3 | ID2 ID1 ID0 RTR IDE xxx xxx xxx
         // -----
         // we are going to detect data frames with standard identifier (11 bits)
         // only, so bits RTR (bit4) and IDE (bit3) have to be clear
        // set up acceptance filter and mask register #2,3,4 just as #1
         CANOIDAR6 = CANOIDAR4 = CANOIDAR2 = CANOIDAR0;
         CANOIDAR7 = CANOIDAR5 = CANOIDAR3 = CANOIDAR1;
         CANOIDMR6 = CANOIDMR4 = CANOIDMR2 = CANOIDMR0;
         CANOIDMR7 = CANOIDMR5 = CANOIDMR3 = CANOIDMR1;
        CANOTBSEL = BM_TX0;
                                                                                           // use (only) TX buffer 0
BOOL testCANO(void) {
         if((CANORFLG & BM RXF) == 0) return FALSE;
         return TRUE;
UINT8 getCAN0(void) {
        UINT8 c;
         while((CANORFLG & BM_RXF) == 0); // wait until CAN RX data pending
         c = *(CANORXEG+4);
                                                                                             // save data
// clear RX flag
         CANORFLG = BM_RXF;
         return c;
//-----
void putCANO(UINT16 canid, UINT8 c) {
         while((CANOTFLG & BM_TXEO) == 0); // wait until Tx buffer released
         *(CANOTXFG+0) = canid >> 8;
                                                                                            // destination address
         *(CAN0TXFG+1) = canid & 0xe0;
*(CAN0TXFG+4) = c;
         *(CAN0TXFG+12) = 1;
                                                                                            // one byte data
         *(CAN0TXFG+13) = 0;
                                                                                             // priority = 0 (highest)
         CANOTFLG = BM_TXE0;
                                                                                             // initiate transfer
//-----
```

7. Application Hints

Behaviour after Reset

As soon as the reset input of the microcontroller is released, the MCU reads the Interrupt Vector at memory address \$FFFE/F and then jumps to the address found there.

In the default delivery condition of the HCS12 T-Board, the Flash module of the MCU contains the TwinPEEKs monitor program. The reset vector points to the start of this monitor software. As a result, the monitor will start immediately after reset.

Startup Code

Every Microcontroller firmware starts with a number of hardware initialization commands. For the HCS12 T-Board, only setting up the stack pointer is crucial. While it was important for HC12 derivatives to disable the Watchdog, the COP Watchdog of HCS12 devices is already disabled out of reset.

Additional Information on the Web

Additional information about the HCS12 T-Board Controller Module will be published on our Website, as it becomes available:

http://elmicro.com/en/hcs12tb.html

8. TwinPEEKs Monitor

Software Version 2.3

Serial Communication

TwinPEEKs communicates over the first RS232 interface ("SER0", X3) at **19200 Baud**. Settings are: 8N1, no hardware or software handshake, no protocol.

Autostart Function

After reset, the TwinPEEKs monitor checks, whether port pins PE5 (MODA) and PE6 (MODB) are connected (use X6B pins 1+2). If this is the case, the monitor immediately jumps to address \$8000.

This feature allows to start an application program automatically without modifying the reset vector, which is located in the protected Flash Boot Block.

Write Access to Flash and EEPROM

The CPU can read every single byte of the microcontroller's resources - the type of memory does not matter. However, for write accesses, some rules have to be followed: Flash and EEPROM have to be erased before any write attempt. Programming is done by writing words (two bytes at a time) to aligned addresses.

To form such aligned words, two subsequent bytes have to be combined. TwinPEEKs is aware of this, but the following problem can not be avoided by the monitor:

The monitor is processing each S-Record line seperately. If the last address of such an S-Record is even, the 2nd byte to form a complete word is missing. TwinPEEKs will append an \$FF byte in this case, so it is able to perform the word write.

The problem occurs, if the byte stream continues with the following S-Record line. The byte, that was missing in the first attempt,

would require a second write access to the same (word) address - which is not allowed. As a consequence, a write error ("not erased") will be issued.

To avoid this problem, it is necessary to align all S-Record data before programming. This can be done using the freely available Freescale Tool SRECCVT:

```
SRECCVT -m 0x00000 0xffffff 32 -o <outfile> <infile>
```

A detailed description of this tool is contained in the SRECCVT Reference Guide (PDF).

Please note, that it is not possible to program or erase the part of Flash memory that contains the monitor code. Also, the last 16 bytes of the EEPROM block are reserved for system use.

Redirected Interrupt Vectors

The interrupt vectors of the HCS12 are located at the end of the 64KB memory address range, which falls within the protected monitor code space. Therefore, the application program can not modify the interrupt vectors directly. To provide an alternative way, the monitor redirects all vectors (except the reset vector) to RAM. The procedure is similar to how the HC11 behaved in Special Bootstrap Mode.

The application program can set the required interrupt vectors during runtime (before global interrupt enable!) by placing a jump instruction into the RAM pseudo vector. The following example shows the steps to utilizy the IRQ interrupt:

For a C program, the following sequence could be used:

```
// install IRQ pseudo vector in RAM
// (if running with TwinPEEKs monitor)
*((unsigned char *)0x3fee) = 0x06; // JMP opcode
*((void (**)(void))0x3fef) = isrFunc;
```

The following assembly listing is part of the monitor program.

It shows the original vector addresses (1st column from the left) as well as the redirected addresses in RAM (2nd column):

```
dc.w TP_RAMTOP-189
FF82 :
       3F46
                           dc.w
                                 TP RAMTOP-186
                                                         ; reserved
FF84 : 3F49
                          dc w
                                 TP RAMTOP-183
                                                         ; reserved
                                TP_RAMTOP-180
FF86 :
       3 F 4 C
                           dc.w
                                                         ; reserved
                                                         ; reserved
FF88
       3F4F
                          dc.w
                                TP_RAMTOP-177
FF8A : 3F52
                           dc.w TP RAMTOP-174
       3F55
                          dc.w
                                TP RAMTOP-171
                                                         ; PWM Emergency Shutdown
                                TP RAMTOP-168
                                                        ; Port P
FF8E :
       3F58
                          dc.w
                                                        ; CAN4 transmit
FF90
       3F5B
                          dc.w TP_RAMTOP-165
FF92
       3F5E
                          dc.w TP RAMTOP-162
                                                         ; CAN4 receive
                                                        ; CAN4 errors
FF94
       3F61
                          dc.w TP_RAMTOP-159
EE96
       3F64
                          dc.w
                                 TP RAMTOP-156
                                                        ; CAN4 wake-up
; CAN3 transmit
                                TP RAMTOP-153
FF98 :
       3F67
                          dc.w
                                                        ; CAN3 receive
FF9A
       3F6A
                          dc.w TP_RAMTOP-150
FF9C
       3F6D
                          dc.w
                                TP RAMTOP-147
                                                         ; CAN3 errors
                                                        ; CAN3 wake-up
       3F70
                          dc.w
                                TP RAMTOP-144
                                TP_RAMTOP-141
TP RAMTOP-138
                                                        ; CAN2 transmit
; CAN2 receive
OATT
       3F73
                          dc w
FFA2 :
       3F76
                          dc.w
                                                        ; CAN2 errors
FFA4
       3F79
                          dc.w TP_RAMTOP-135
FFA6
       3F7C
                          dc.w
                                 TP RAMTOP-132
                                                         ; CAN2 wake-up
                                                        ; CAN1 transmit
       3F7F
                          dc.w TP_RAMTOP-129
FFAA :
       3F82
                          dc.w
                                TP RAMTOP-126
                                                         ; CAN1 receive
                                TP RAMTOP-123
                                                        ; CAN1 errors
FFAC
       3F85
                          dc.w
                                                        ; CAN1 wake-up
                          dc.w TP_RAMTOP-120
FFAR
       3F88
FFB0
       3F8B
                          dc.w
                                TP RAMTOP-117
                                                         ; CANO transmit
FFB2
       3F8E
                          dc.w TP_RAMTOP-114
                                                        ; CANO receive
FFB4
       3F91
                          dc.w
                                 TP RAMTOP-111
                                                         ; CANO errors
                                TP RAMTOP-108
                                                        ; CANO wake-up
FFR6
       3F94
                          dc.w
FFB8
       3F97
                          dc.w
                                TP_RAMTOP-105
                                                        ; FLASH
       3F9A
                                TP_RAMTOP-102
                                                         ; EEPROM
FFBA
                          dc.w
FFBC:
                          dc.w
                                TP RAMTOP-99
FFRE :
       3FA0
                                TP_RAMTOP-96
TP RAMTOP-93
                                                         ; SPT1
                          dc w
EEC0
       3 12 2 3
                          dc.w
                                                        : TTC
                                                        ; BDLC
FFC2:
       3FA6
                          dc.w TP_RAMTOP-90
                                                         ; Self Clock Mode
FFC4
                          dc.w
                                 TP RAMTOP-87
FFC6
       3FAC
                          dc.w
                                TP RAMTOP-84
                                                        ; PLL Lock
                                TP_RAMTOP-81
                                                         ; Pulse Accu B Overflow
FFC8:
       3FAF
                          dc.w
                                TP_RAMTOP-78
FFCA :
       3FB2
                          dc.w
                                                         : MDCII
FFCC:
                          dc.w TP_RAMTOP-75
                                                        ; Port H
       3FB5
                                 TP_RAMTOP-72
FFCE
       3FB8
                          dc.w
                                                         ; Port
FFD0 :
       3FBB
                          dc.w
                                TP RAMTOP-69
                                                         ; ATD1
                                TP_RAMTOP-66
FFD2 :
       3FRE
                          dc.w
                                                         : ATDO
FFD4
       3FC1
                          dc.w
                                 TP_RAMTOP-63
                                                         ; SCT1
FFD6 :
                          dc.w TP_RAMTOP-60
                                                        ; SCIO
       3FC4
8033
       3FC7
                          dc.w
                                 TP RAMTOP-57
                                                         ; SPTO
FFDA :
       3FCA
                          dc w
                                 TP RAMTOP-54
                                                        : Pulse Accu A Input Edge
                                 TP_RAMTOP-51
                                                        ; Pulse Accu A Overflow
FFDC
       3 ECD
                          dc.w
FFDE
       3FD0
                          dc.w
                                 TP RAMTOP-48
                                                         ; Timer Overflow
FFE0
       3FD3
                          dc.w TP_RAMTOP-45
                                                         ; TC7
FFE2
       3FD6
                          dc.w
                                 TP_RAMTOP-42
                                                         ; TC6
FFE4:
       3FD9
                          dc.w
                                 TP_RAMTOP-39
                                                         ; TC5
                                TP_RAMTOP-36
FFE6
       3FDC
                          dc.w
                                                         ; TC4
FFE8 :
       3FDF
                          dc.w
                                TP RAMTOP-33
                                                         ; TC3
                          dc.w TP_RAMTOP-30
                                                         ; TC2
       3FE2
FFEC
                          dc.w
                                 TP RAMTOP-27
FFEE :
       3FE8
                          dc.w
                                TP RAMTOP-24
                                                         ; TC0
                                TP_RAMTOP-21
: 0999
       3FEB
                          dc.w
                                                         ; RTT
FFF2:
       3FEE
                          dc.w
                                 TP_RAMTOP-18
                                                         ; IRQ
FFF4:
       3FF1
                          dc.w TP_RAMTOP-15
                                                        ; XIRQ
FFF6
       3FF4
                          dc.w
                                 TP RAMTOP-12
                                                         ; SWI
                                 TP RAMTOP-9
                                                         ; Illegal Opcode
FFF8 : 3FF7
                          dc.w
                                TP_RAMTOP-6
FFFA:
       3FFA
                          dc.w
                                                         ; COP Fail
FFFC : 3FFD
                          dc.w
                                TP_RAMTOP-3
                                                         ; Clock Monitor Fail
FFFE : F000
                          dc.w main
                                                         ; Reset
```

Usage

A TwinPEEKs command is comprised by a single character, followed by a number of arguments (as required). All numbers are hexadecimal numbers without prefix or suffix. Both, upper and lower case letters are allowed.

The CPU's visible address range is 64KB, therefore address arguments are not longer than 4 digits. An end address always refers to the following (not included) address. For example, the command "D 1000 1200" will display the address range from \$1000 to (including) \$11FF.

User input is handled by a line buffer. Valid ASCII codes are in the range from \$20 to \$7E. Backspace (\$08) will delete the character left of the cursor. The <ENTER> key (\$0A) is used to conclude the input.

The monitor prompt always displays the current program page (i.e., the contents of the PPAGE register).

Monitor Commands

Blank Check

Syntax: B

Blank check whole Flash Memory (ex. monitor code space). If Flash memory is not blank, then display number of first page containing a byte not equal to \$FF.

Dump Memory

Syntax: D [adr1 [adr2]]

Display memory contents from address adr1 until address adr2. If end address adr2 is not given, display the following \$40 bytes. Memory location adr1 will be highlighted in the listing.

Edit Memory

Syntax: E [addr {byte}]

Edit memory contents. In the command line, the start address addr can be followed by up to four data bytes {byte}, thus allowing byte, word and doubleword writes. The write access will be performed immediately and then the function will return to the input prompt.

If the command line did not contain any data {byte}, the interactive mode will be started. The monitor is able to identify memory areas which can only be changed on a word-by-word basis (Flash/EEPROM). In such cases, the monitor always awaits and uses 16-bit data.

To exit the interactive mode, simply type "Q" . Additional commands are:

<ENTER> next address

- previous address
- = same address
- . exit (like Q)

Fill Memory

Syntax: F adr1 adr2 byte

Fill memory area starting at address adr1 and ending before adr2 with the value byte.

Goto Address

Syntax: G [addr]

Call the application program at address addr. Note: there is no regular way for the application program to return to the monitor.

Help

Syntax: H

Display a brief command overview.

System Info

Syntax: I

Display system information. This includes address range of register block, RAM, EEPROM and Flash, and the MCU identifier (PARTID).

Load

Syntax: L

Load an S-Record file into memory. Data records of type S1 (16-bit MCU addresses) and S2 (linear 24-bit addresses) can be processed. S0-Records (comment lines) will be skipped. S8- and S9-Records are recognized as end-of-file mark.

S2-Records use linear adresses according to Freescale guidelines. The valid address range for the MC9S12DP512 starts at 0x080000 (0x20*16KB) and ends at 0x0FFFFF (0x40*16KB-1).

Before loading into non-volatile memory (EEPROM, Flash), this kind of memory must always be erased. Also, only word writes can be used in this case. It may be required to prepare S-Record data accordingly, before it can be downloaded (see instructions above).

The sending terminal program (such as OC-Console) must wait for the acknowledge byte (*), before starting the transmission of another line. This way, the transmission speed of both sides (PC and MCU) are synchronized.

Move Memory

Syntax: M adr1 adr2 adr3

Copy a memory block starting at address adr1 and ending at adr2 (not included) to the area starting at address adr3.

Select PPAGE

Syntax: P [page]

Select a program page (PPAGE). This page will become visible in the 16KB page window from \$8000 to \$BFFF.

Erase Flash

Syntax: X [page]

Erase one page (16KB) of Flash memory.

If page is not specified, the whole Flash memory (ex. monitor code space) will be erased after user confirmation. To remove (erase) the monitor code, a BDM tool such as ComPOD12/StarProg is required.

Erase EEPROM

Syntax: Y [sadr]

Erase one sector (double word = 4 byte) of EEPROM memory. The sector is specified by it's starting address sadr (bits 0 and 1 of sadr are "don't care").

If sadr is not specified, the whole EEPROM will be erased after user confirmation.

9. Memory Map

The memory map of the microcontroller is initialized by the TwinPEEKs monitor as follows (Note: partly different from reset default values!):

HCS12TB.DP512

| Begin | End | Ressource |
|--------|--------|--|
| \$0000 | \$03FF | Control Registers |
| \$0400 | \$07FF | 1KB (of total 4KB) EEPROM (the area below \$0400 is hidden by control registers, the top 2048 bytes by the RAM!) |
| \$0800 | \$3FFF | 14KB RAM TwinPEEKs uses the top 512 bytes |
| \$4000 | \$7FFF | 16KB Flash (equals Page \$3E) |
| \$8000 | \$BFFF | 16KB Flash page \$20 (any Page \$20 \$3F, selectable by PPAGE) |
| \$C000 | \$FFFF | 16KB Flash (equals Page \$3F) TwinPEEKs uses the top 4KB |

Note:

Due to a mask set erratum of the MC9S12DP512 Mask Set 4L00M (and earlier) not only the monitor code in page \$3F is write protected, but also an additional area starting at \$B000 up to \$BFFF in page \$3B. Consequently, the monitor can not download user code to this region.

However, the whole Flash memory (including the write protected areas) can be programmed using a BDM tool at any desired time.